ABSTRACT Three-phase phase-locked loops (PLLs) are the most widely used synchronization components in power systems. For common PLL algorithms, there is a tradeoff between the filtering capability and dynamic response. In this paper, a nonlinear PLL (NLADRC-PLL) based on a linear active disturbance rejection controller (LADRC) is proposed to largely improve this tradeoff, thus simultaneously enhancing the filtering capability and dynamic response. With LADRC adopted in PLL structures (LADRC-PLL), good dynamic response and disturbance rejection capability can be achieved. To pursue further improvements in both filtering capability and dynamic response, the NLADRC-PLL derived from the LADRC-PLL is proposed, which adjusts the controller gains adaptively according to the disturbance. It is commonly known that there are stability problems for PLLs with adaptive controller gains, which are highly nonlinear systems. Thanks to the great robustness of LADRC structures, the stability of the proposed NLADRC-PLL is certified by the second method of Lyapunov in the nonlinear model. By comparing its PLL performance with the existing PLL algorithms, the superiority of the NLADRC-PLL in both filtering capability and dynamic response is verified through experimental results.
I. INTRODUCTION
Closed-loop three-phase PLL is the most popular synchronization technique due to its simplicity, robustness and effectiveness [1] . It has been widely applied in different areas, such as the extraction of fundamental parameters (phase, frequency, and amplitude) [2] , [3] , fault detection [4] , [5] , voltage sag detection [6] , [7] , islanding detection [8] - [10] , etc., especially in the synchronization of power electronicsbased converters and active power filters (APFs) [11] - [13] .
The most common three-phase PLL is the conventional synchronous reference frame PLL (SRF-PLL) [11] . Recently, a majority of research on three-phase PLLs has focused on enhancing the filtering capability based on SRF-PLL, to address a more polluted power quality. By inserting additional filters into the control loop of SRF-PLL or before its input, advanced PLLs with enhanced filtering capability were raised, such as MAF-PLL, DCCF-PLL, DSOGI-PLL, MSRF-PLL, and DSC-PLL [14] - [18] . Other efforts have been made to improve the dynamic performance or stability of these advanced PLLs [19] - [22] . However, the inserted filters would restrain the PLL bandwidth, which inevitably deteriorates the dynamic behavior of the PLL. With the adoption of specially-designed inserted filters, attempts to improve the dynamic performance of PLLs were proposed [23] , [24] . However, the general filtering capabilities of these PLLs are restricted, due to the unavoidable tradeoff between the filtering capability and dynamic response. To simultaneously improve the disturbance rejection capability and dynamic response, a nonlinear PLL (NLPI-PLL) was proposed, by adaptively adjusting the parameters of the proportionalintegral (PI) controller according to the frequency tracking error [25] . When the phase deviation is large, PI controller gains are amplified to speed up the dynamic response, and are decreased to improve the filtering performance when the phase deviation is small as well. However, there are some concerns regarding the stability of NLPI-PLL, limiting its feasibility [26] . Therefore, it is difficult for the existing PLLs to simultaneously guarantee fast dynamic responses and good disturbance rejections without harming PLL stability. The performances of existing PLLs are questionable when applied in seamless transition between islanded and grid-connected operations or low-voltage ride through, where fast dynamics, good filtering capability and stability are simultaneously required for PLLs [27] , [28] .
Linear active disturbance rejection controller (LADRC) is a control algorithm that observes and compensates the system disturbances in real time without an accurate system model [29] . The control method is of great robustness, good anti-interference ability, explicit physical meaning and easy parameter tuning. LADRC has already been used in active power filters control [30] and motor control [31] in power systems, with improved disturbance rejection capability and dynamic performance. However, LADRC hasn't been applied in PLLs.
In this paper, in order to design a PLL with fast dynamic responses, good disturbance rejections, and guaranteed stability, LADRC-PLL is proposed with LADRC adopted in three-phase PLL to replace the conventional PI controller. For further improvements in dynamics and filtering performance, NLADRC-PLL, a nonlinear control scheme derived from LADRC structure, is designed. Moreover, thanks to the robustness of the LADRC structure, the derived NLADRC-PLL is proven to be stable. Experiments are conducted to verify the superiority of the proposed NLADRC-PLL, compared with the existing PLLs.
The rest of this paper is structured as follows. In Section II, LADRC-PLL is proposed and its performance is analyzed. In Section III, NLADRC-PLL with better dynamics and filtering capability is proposed based on LADRC-PLL. In Section IV, the stability of the proposed NLADRC-PLL is proven. Finally in Section VI, the superiority of NLADRC-PLL is verified by comparing its performance with other PLLs through experiments. 
II. LADRC-PLL DESIGN A. OVERVIEW OF CONVENTIONAL PI-PLL
The block diagram of the conventional synchronous reference frame PLL (SRF-PLL) is shown in Fig. 1 [11] , which is the basic structure of the LADRC-PLL. To highlight the type of LF in SRF-PLL, which is a PI controller, SRF-PLL is named PI-PLL in this paper.
As seen in Fig. 1 , U * q and U am are the q-axis reference voltage and the amplitude of the input voltage, respectively; θ * and θ are the reference phase angle and the phase angle estimated by the SRF-PLL, respectively; and ω ref is the nominal frequency. The SRF-PLL related to the block diagrams in Fig. 1 
works as follows:
Dq to abc transformation functions as the phase detector (PD) to transform θ to U am sin(θ * − θ ). The PI controller, which works as the loop filter (LF), assures the average value of the error signal to be zero in steady state to track the angular frequency. The integrator performs the functionality of a voltage-controlled oscillator (VCO) to convert the angular frequency to θ . The overall SRF-PLL system is a nonlinear negative feedback system. 
B. BASIC STRUCTURE OF LADRC
As depicted in Fig. 2 , a typical LADRC mainly consists of three parts: 1) a linear extended state observer (LESO), 2) a disturbance compensator (DC), and 3) a linear state error feedback (LSEF) [29] . The central idea is to treat the internal uncertainties and external disturbances as a ''generalized disturbance'', and try to estimate the ''generalized disturbance'' in real time by LESO, then use the estimated value as feedback, with the goal of quickly compensating the disturbance.
C. IMPLEMENTATION OF LADRC-PLL
As previously discussed, a PI-PLL is equivalent to the following system. Consider the PI controller as the controller, and the VCO, which is an integrator, as the controlled plant to track the reference phase θ * . To control the first order plant VCO, except the conventional PI controller, first order LADRC is adopted as the LF. The derived three-phase PLL with LADRC as LF is LADRC-PLL. Equations of the LADRC parameters in LADRC-PLL are as follows:
where K p is the proportional gain of LSEF, β 1 and β 2 are the observer gains of LESO, z 1 and z 2 are the outputs of LESO, u is the output of LADRC, and U q is the calculated voltage component in the q-axis. The basic control structure of LADRC-PLL derived from (1) is shown in Fig. 3(a) . Using straightforward deductions from (1), the relationship between the input u and output U q of first order LADRC is:
where G fb (s) is the open-loop transfer function relating u to U q . The simplified equivalent model of LADRC-PLL is presented in Fig. 3 
(b).
As can be seen in Fig. 3(b) , the equivalent nonlinear model of LADRC-PLL is obviously changed when compared with the equivalent model of PI-PLL [12] . This is due to the different implementations of LF. The performance of LADRC-PLL is therefore influenced.
D. PERFORMANCE ANALYSIS OF LADRC-PLL
To gain insight into the performance of LADRC-PLL, the nonlinear model of LADRC-PLL in Fig. 3 (b) is linearized by assuming sin(θ * − θ ) ≈ θ * − θ (only when θ * − θ is relatively small) [11] . The obtained linear model of LADRC-PLL is presented in Fig. 4(a) . Meanwhile, the linear model of PI-PLL [13] is presented in Fig. 4 PLL and PI-PLL are:
Based on these transfer functions, Bode plots of LADRC-PLL and PI-PLL are shown in Fig. 5 . To compare the PLL performance, the same cutoff frequencies are designed for the PLLs. It should be noted from Fig • , respectively, illustrating enough stability margins for both PLL systems. 2) As shown in the closed-loop magnitude frequency response in Fig. 5(b) , though the open-loop cutoff frequencies are the same for both PLLs, the closedloop bandwidth of LADRC-PLL is broader, and the attenuation performance in high frequency band of LADRC-PLL is better. Compared with PI-PLL, the broader closed-loop bandwidth of LADRC-PLL implies a faster dynamic response; and the better attenuation performance in high frequency band of LADRC proves a better filtering capability. Therefore, the proposed LADRC-PLL results in an obvious improvement in dynamic response and filtering capability, with enough stability margins, compared with PI-PLL.
III. NLADRC-PLL DESIGN
A. BASIC CONTROL SCHEME OF NLADRC-PLL Although LADRC-PLL could provide enhanced filtering capability and dynamic response compared with PI-PLL, LADRC-PLL, which adopts an equivalent linear controller G fb (s) as a LF, still has a tradeoff between filtering capability and transient response. To further improve the dynamic performance and disturbance rejection capability simultaneously, a nonlinear control strategy based on LADRC is adopted for PLL application (NLADRC-PLL). When the disturbance is large, the control parameters of LADRC are adjusted to increase the open-loop gain. When the disturbance is small, the control parameters of LADRC are adjusted to decrease the open-loop gain. According to the principle of LADRC, the control parameters of K p , β 1 , and β 2 have positive correlations with the open-loop gain. The derived equations of NLADRC-PLL are:
where G K p , G β1 , and G β2 are equivalent parameters of K p , β 1 , and β 2 in NLADRC-PLL, respectively; K pmax , β 1max , and β 2max are the maximum values of G K p , G β1 , and G β2 , respectively; e is a state variable related to system disturbance, and α and δ are parameters to be regulated. The corresponding block diagram of NLADRC-PLL is shown in Fig. 6 . As can be seen in Fig. 6 , G K p , G β1 , and G β1 are the equivalent nonlinear controller gain of NLADRC-PLL. The proposed adaptive mechanism of NLADRC-PLL can be stated as follows. When the disturbance is large in the transit process, the control parameters in positive correlation with the disturbance are amplified to increase the open-loop gain, resulting in an accelerated dynamic response; when the disturbance is small in steady state, the control parameters are reduced to decrease the open-loop gain, resulting in a better filtering performance. As depicted in Section III, the filtering capability and dynamic performance of the LADRC structure is obviously better than those of the PI controller in PLL applications. Therefore, better performance in both disturbance rejection capability and dynamic response can be achieved by NLADRC-PLL with the same range of open-loop gains, compared with NLPI-PLL.
B. DOUBLE THRESHOLDS METHOD 1) SELECTION OF STATE VARIABLES RELATED TO DISTURBANCE
To achieve the nonlinear control strategy in (5), suitable variables must be chosen to measure the system disturbance.
Two kinds of disturbance are included in PLL system: 1) transit disturbance generated by the phase-angle jump or frequency jump, and 2) steady-state disturbance generated by harmonics, DC offset, negative sequence voltage, and noise. In the nonlinear process of adjusting the control parameters adaptively according to the magnitude of disturbance, the existing steady-state disturbance would not only enlarge the open-loop gain in the steady state, limiting the filtering performance, but also disturb the openloop gain during the transit procedure, affecting the dynamic VOLUME 5, 2017 performance of PLL. In addition, the steady-state and transit disturbance are aliasing together in real PLL applications.
Therefore, to reduce the impact of the steady-state disturbance on the control quality, the double thresholds method is proposed as follows:
LADRC with high bandwidth is proposed during the transit procedure where the disturbance or the error U q is large. Fast dynamic response, as well as the control performance which is immune to disturbance in transit procedure is resultantly achieved. During the steady state, when both the disturbance and the error U q are small, the nonlinear control scheme in (5) with better disturbance rejection capability is switched on. By measuring the disturbance with the related state variable with the best filtering performance, the influence of steady state disturbance on the filtering performance in steady state is significantly reduced, further improving the disturbance rejection capability of the proposed NLADRC-PLL.
As can be seen in Fig. 6 , z 1 ,z 2 , and u are the three state variables relating to system disturbance in NLADRC-PLL. To choose the state variable with the best filtering performance, the relationships between state variables and the error U q is proposed in (6)-(8) according to Fig. 6 :
Assuming G K p , G β1 , and G β2 are constants, according to (6)- (8) , the open-loop Bode diagram of z 1 , z 2 , and u relating to U q is stated in Fig. 7 . Since the magnitude of z 2 has the fastest attenuation rate among the three state variables, z 2 is therefore adopted to measure the disturbance for NLADRC-PLL.
With z 2 adopted to measure the system disturbance, the specific control scheme for NLADRC-PLL is implemented as follows:
where K pmax , β 1max and β 2max are the maximum values of G K p , G β1 , and G β2 , respectively, 1 is the error threshold, and 2 is the disturbance threshold. The function of 1 and 2 is to distinguish the steady state from the transit state of NLADRC-PLL, and determine the switching point of LADRC and the nonlinear control scheme in (5) . The selections of 1 and 2 are discussed below.
2) THRESHOLD VALUE SELECTIONS
To distinguish the steady state from the transit state of NLADRC-PLL, 1 and 2 should be greater than the largest amplitudes of U q and z 2 in steady state separately.
When the steady state disturbance is considered only, the relationship between U q and the disturbance such as harmonics, DC offset, and negative voltage is [32] : (10) where U dc , U − , and U N are the amplitude of DC offset voltage, negative sequence voltage and harmonic voltage, respectively, and ω 0 is the fundamental frequency. Assuming the three-phase voltage harmonic is less than a, negative sequence voltage less than b, and DC offset voltage less than c, then the largest amplitude of U q in steady state |U q | max should be:
According to (11) , when certain margins are considered, 1 is selected as (a + b + c). By combining (7) and (11), the relationship between |z 2 | max (the largest amplitude of z 2 in steady state) and 1 is as follows: (12) where G z2/U q (s) is the amplitude of transfer function of z 2 to U q . Obviously, 2 could be selected as G z2/U q (jω 0 ) · 1 .
IV. STABILITY ANALYSIS OF NLADRC-PLL
Since there are stability problems for existing nonlinear PLLs [25] , to ensure the feasibility of the proposed NLADRC-PLL, its stability is certified as follows.
The second method of Lyapunov is commonly used in the stability analysis of nonlinear systems because it does not require the solution to the nonlinear differential equations. Therefore, it is used to analyze the stability of the proposed NLADRC-PLL, which is a typical nonlinear system.
Derived from Fig. 6 , the necessary state variables are determined as follows:
U am sin(x 1 )
where x 1 , x 2 , and x 3 are the state variables in the nonlinear model of NLADRC-PLL. The state equations corresponding to this model with no external inputs (θ * = ω ref = 0) are:
The Lyapunov candidate function is constructed as follows:
where P is a symmetric, positive definite, 2 × 2 matrix. In order to invoke LaSalle's Theorem [33] to prove the globally asymptotically stability of the system, we must havė
Assuming P2 × 2 = P1 P2 P2 P3 (P 1 > 0 and P 1 P 3 − P 2 2 > 0), the expression ofV (x 1 , x 2 , x 3 ) can be simplified as follows:
Substituting (14) into (16) yields:
From (9), the relationship between the nonlinear expressions G K p , G β1 and G β2 can be simplified as:
To guarantee thatV (x 1 , x 2 , x 3 ) = −kx 2 2 ≤ 0 (k < 0), the following expressions are derived:
According to (19) , when the symmetric, positive definite, 2×2 matrix 
V. EXPERIMENTAL VERIFICATIONS
To evaluate the performance of the proposed NLADRC-PLL, experiments were conducted based on a TMS320F28335 DSP.
Throughout the experiments, the nominal frequency was set to 50 Hz, and the sampling frequency was fixed to 10 kHz. In experimental verifications, the three-phase input signals were generated internally in DSP. They were then fed to the external digital-to-analog (D/A) converter AD7808 to generate the analog test signals. After performing the PLL algorithms with the signals acquired by DSP, the signals were converted by another external D/A converter DAC7724, and finally measured by an oscilloscope. In the experiments, the performance of conventional PI-PLL, DSOGI-PLL [23] (a PLL based on the linear controller with good disturbance rejection capability), NLPI-PLL, and the proposed NLADRC-PLL, is compared. Control parameters of the PLLs are shown in Table 1 . In Table 1 , V + N VOLUME 5, 2017 is the amplitude of positive sequence voltage. The configuration methods of control parameters for PI-PLL, NLPI-PLL and DSOGI-PLL are stated in [11] , [22] , and [25] , respectively. The configuration method of control parameters for NLADRC-PLL has been stated in Section III. In order to test the transit state performance and steady state performance of the proposed PLL, the test cases are summarized as follows: 1) Test case I: The grid voltage undergoes a frequency jump from 47.5Hz to 52.5Hz.
2) Test case II: The grid voltage experiences a phase-angle jump of +60 • , as illustrated in Fig. 9(a) . 3) Test case III: The grid voltage is severely polluted by negative and harmonic voltages, and the three phase grid voltages are the asymmetric and heavily distorted sine waves, as illustrated in Fig. 10(a) . The amplitudes of fundamental positive and negative voltage components are 154.71V and 16.45V, respectively. The total harmonic distortion (THD) of the grid voltage in this test case for each phase is 23.29%, 11.37%, and 11.37%, respectively.
In test case I, the obtained results of the transit frequency response are shown in Fig. 8 . It takes approximately 6ms for the frequency of NLADRC-PLL to reach the quasi-steady state (where the frequency tracking error is less than 0.5Hz). For the PI-PLL, DSOGI-PLL, and NLPI-PLL, however, this time is respectively about 8ms, 13ms and 28ms. On the other hand, the frequency fluctuation of NLADRC-PLL is the largest, which implies that the transit phase-angle tracking error of NLADRC-PLL is eliminated faster than other compared PLLs. As shown in Fig. 8 , NLADRC-PLL offers better dynamic performance than other compared PLLs when the grid voltage experiences a +5Hz frequency jump in this test. Fig. 9(b) shows the phase-angle tracking errors under test case II. When a +60 • phase-angle jump happens, the phaseangle error signal (the difference between the real and estimated phase angles) of the NLADRC-PLL converges to less than 2 • in approximately 5ms. For the PI-PLL, DSOGI-PLL and NLPI-PLL, however, the time is respectively about 19ms, 21ms and 44ms, suffering a much worse phase-angle dynamic response compared with NALDRC-PLL.
The experimental results under test case III can be seen in Fig. 10 . As in Fig. 10(b) , the peak frequency offset in steady state for PI-PLL, DSOGI-PLL, NLPI-PLL, and NLADRC-PLL is 11.1Hz, 1.6Hz, 2.0Hz, and 0.2Hz, respectively. On the other hand, the peak phase-angle tracking error in steady state for PI-PLL, DSOGI-PLL, NLPI-PLL and NLADRC-PLL is respectively 9.9 • , 1.3 • , 1.5 • , respectively, as shown in Fig. 10(c) . NLADRC-PLL demonstrates an excellent harmonic and imbalance rejection capability. PI-PLL, DSOGI-PLL, and NLPI-PLL, however, would suffer from errors in phase tracking and frequency to different extents.
To intuitively highlight the fast dynamic response and excellent disturbance rejection capability, the details of PLL performance under all test cases above are summarized in Table 2 .
VI. CONCLUSION
In this paper, a three-phase PLL (NLADRC-PLL) is proposed, based on a linear active disturbance rejection controller for fast dynamic response, enhanced disturbance rejection capability and ensured PLL stability. The following conclusions were drawn: 1) Compared with the conventional PI-PLL, LADRC-PLL with the same cutoff frequency has better performance in both dynamic response and filtering performance.
2) The proposed NLADRC-PLL, derived from LADRC-PLL, adaptively adjusts the open-loop gain by regulating the parameters of LADRC according to the magnitude of disturbance. When the disturbance is large, the open-loop gain is increased to increase the speed of transient response. When the disturbance is small, the open-loop gain is reduced to enhance the disturbance rejection capability. On the other hand, the proposed double thresholds method is able to reduce the interference of the steady state disturbance to the adaptive selection of control parameters. Therefore, the proposed NLADRC-PLL has further improved dynamic response and filtering performance, compared with LADRC-PLL.
3) Based on the LADRC structure, the proposed NLADRC-PLL is certified to be stable by the second method of Lyapunov, which guarantees a large range of variation of open-loop gain and good system robustness.
The experimental results indicate that the proposed NLADRC-PLL has enough stability, as well as fast response speed and great filtering capability, proving its availability and practical value.
